Other • The beginnings of JAS grew out of the satellite area because there was a need to more effectively approach building satellite payloads to reduce NRE and REC, reduce size, weight and power (SWaP), and respond quickly to national needs for mission applications. JAS Toolbox 1.0 is focused on satellite because...
Search
Screened Venting
Specification • Where venting requires a screen to maintain cleanliness requirements, based on a 5µ Pall Rigidmesh screen, there shall be 1.5 in^2 or greater screen area per ft^3 of volume where the volume is the sum of multiple daisy-chained volumes. The daisy chained volumes shall be vented.
Secondary POL Conversion
Specification • JAS nodes should include POL conversion as needed. POL conversion has become very popular as the voltage requirements of electronic components have continued to drop. It is quite common for many digital electronic devices to use voltages of 1.8 VDC and below. Routing high current, low voltages around a printed...
Sensor Interface and Mission Data Processing
Profile • The primary role of the RP node in this application is to process mission-specific sensor data. Additionally, the node can also be designed to interface to a variety other sensor types by incorporating instantiations of the Expansion Profile. Sensor Interface and Mission Data Processing Instantiation The RP node can also...
Sequence Number Use
Specification • At the receiver TEP the sequence numbers shall be used to detect lost data packets, duplicate packets and to correctly order packets.
Serial RapidIO
Specification •
Serial RapidIO
Specification • Serial RapidIO (or just RapidIO) is a high-performance packet-switched, interconnect technology utilizing either 8b/10b or 64b/67b encoding on data links, or lanes, with speeds up to 6.25 Gbps. Multiple lanes may be used in increase data throughput.
Shielding
Specification • The JAS mechanical structure shall provide EMI shielding which meets 60db shielding effectiveness from 0.1 to 1 GHz for the FPA Sensor box with covers in place.
Softcore Processor Instantiation
Profile • One powerful application that is frequently utilized on FPGA-based platforms is softcore processing. Softcore processors can be instantiated within the FPGA by configuring the FPGA’s logic elements to implement the microprocessor functionality. The microprocessor can easily be integrated with other logic within the FPGA to form a system-on-chip (SoC) architecture....
SOIS Applied to JAS
Profile • A simplified version of the SOIS architecture as applied to JAS is shown in the figure below. The subnetwork services are used by applications to encapsulate and describe the data that needs to be communicated regardless of the underlying physical layer. The subnetwork services are JAS-specific implementations of the respective...
Results 211–220 of 263